

| : | SPECIFICATIONS | |
|------------------------------|------------------------------|---|
| CUSTOMER | | |
| SAMPLE CODE | PS240128WRF | -001H05 |
| MASS PRODUCTION CODE | PE240128WRF | 001HC1Q |
| SAMPLE VERSION | 01 | |
| SPECIFICATIONS EDITION | 004 | |
| DRAWING NO. (Ver.) | DMD-08200(Ve | r.001) |
| PACKAGING NO. (Ver.) | DPK-08384(Ve | r.001) |
| | | |
| Approved | D | ate: Designer |
| Approved 王剛 2009/04/16 | | Designer 楊清龍 2009/04/16 POWERTIP |
| 王剛 | Checked 魏永超 2009/04/16 | Designer 楊清龍 2009/04/16 |
| 王剛 2009/04/16 | Checked 魏永超 2009/04/16 | Designer 楊清龍 2009/04/16 POWERTIP 2009.04.16 |

PS0711029

NO.PT-A-005-8

PDF created with FinePrint pdfFactory Pro trial version http://www.pdffactory.com



History of Version

| Date (mm / dd / yyyy) | Ver. | Edi. | Description | Page | Design by |
|--------------------------|------|------|---|------|--------------|
| 11/27/2007 | 01 | 001 | New Sample | - | Tony |
| 06/10/2008 | 01 | 002 | Modify the SPEC content,Add customer's circuit and software in appendix | - | Yangdongli |
| 07/04/2008 | 01 | 003 | Mass production | - | Yangdongli |
| 04/16/2009 | 01 | 004 | Modify VOP:12.95V | | Yangqinglong |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | Tata | al : 31Pages |

Total : 31Pages



Contents

1. SPECIFICATIONS

- 1.1 Features
- **1.2 Mechanical Specifications**
- 1.3 Absolute Maximum Ratings
- **1.4 DC Electrical Characteristics**
- **1.5 Optical Characteristics**
- 1.6 Backlight Characteristics

2. MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Display command

3. QUALITY ASSURANCE SYSTEM

- 3.1 Quality Assurance Flow Chart
- 3.2 Inspection Specification

4. RELIABILITY TEST

4.1 Reliability Test Condition

5. PRECAUTION RELATING PRODUCT HANDLING

- 5.1 Safety
- 5.2 Handling
- 5.3 Storage
- 5.4 Terms of Warranty
- Appendix: 1. LCM Drawing
 - 2. Packing Specification
 - 3.Customer's circuit(For reference only)
 - 4.Software



1. SPECIFICATIONS

1.1 Features

| Item | Standard Value |
|-------------------------------|---|
| Display Type | 240*128 dots |
| LCD Type | FSTN, Positive, Transflective, Extend Temp. |
| Driver Condition | LCD Module :1/160Duty,1/10Bias |
| Viewing Direction | 6 O'clock |
| Backlight | White LED B/L |
| Weight | |
| Interface | Support 8 bit parallel interface with 8080 or 6800 series MPU |
| Other(controller / driver IC) | ST7529-G |
| | THIS PRODUCT CONFORMS THE ROHS OF PTC |
| ROHS | Detail information please refer web side : |
| | http://www.powertip.com.tw/news/LatestNews.asp |

1.2 Mechanical Specifications

| Item | Standard Value | Unit |
|-------------------|----------------------------|------|
| Outline Dimension | 99.2(L) * 64.2(W) * 5.4(H) | mm |
| Viewing Area | 93.0(L) * 49.0(W) | mm |
| Active Area | 82.775(L) * 44.135(W) | mm |
| Dot Size | 0.32(L) * 0.32(W) | mm |
| Dot Pitch | 0.345(L) * 0.345(W) | mm |

Note : For detailed information please refer to LCM drawing

1.3 Absolute Maximum Ratings

| Item | Symbol | Condition | Min. | Max. | Unit |
|---------------------------|------------------|--------------------|------|----------------------|------|
| Power Supply Voltage | V _{dd} | _ | -0.5 | 4.0 | V |
| LCD Driver Supply Voltage | V _{LCD} | _ | -0.5 | 20 | V |
| Input Voltage | V _{IN} | _ | -0.5 | V _{DD} +0.5 | V |
| Operating Temperature | T _{OP} | _ | -20 | 70 | °C |
| Storage Temperature | T _{ST} | _ | -30 | 80 | °C |
| Storage Humidity | H_{D} | Ta<60 °C | - | 90 | %RH |



1.4 DC Electrical Characteristics

| | | VI | _{DD} =3.0±0. | 3V , V _{SS =} | =0V , Ta = | 25℃ |
|----------------------|--------------------|--------------------------|-----------------------|------------------------|-----------------|------|
| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Logic Supply Voltage | V _{DD} | - | 2.7 | 3.0 | 3.3 | V |
| "H" Input Voltage | V _{IH} | - | $0.7V_{DD}$ | - | V _{DD} | V |
| "L" Input Voltage | V _{IL} | - | V _{SS} | - | $0.3V_{DD}$ | V |
| "H" Output Voltage | V _{OH} | - | - | - | - | V |
| "L" Output Voltage | V _{OL} | - | - | - | - | v |
| | | Vdd=3.0V, Vop: 12.95 V | | 0.10 | | |
| Secondar Communit | Ŧ | Pattern= Full OFF | - | 0.12 | - | |
| Supply Current | I _{DD} | VDD=3.0V, VOP:12.95 V | | | | mA |
| | | Pattern= Full display *1 | | 0.14 | 0.3 | |
| | | -20°C | 13.50 | 13.65 | 13.80 | |
| LCM Driver Voltage | V _{OP} *2 | 25°C | 12.80 | 12.95 | 13.10 | V |
| | | 70°C | 11.90 | 12.05 | 12.20 | |

NOTE: *1 The maximum current display

*2 The Vop test point is V0-Vss



1.5 Optical Characteristics


| | | | LCD Pa | anel: 1/160 | Duty, 1/13 | Bias, V _{LCE} | $_{0} = 15.0$ V | V, Ta = 25°C |
|------------------------------|----------------------|-------------|--------------------|-------------|------------|------------------------|-------------------|--------------|
| Item | Item | | Conditions | Min. | Тур. | Max. | Unit | Reference |
| Response Time | Rise | tr | | - | 135 | 205 | ms | Note2 |
| Response nine | Fall | tf | | - | 300 | 450 | 1115 | NOLEZ |
| | Тор | θ Υ+ | C <u>></u> 2.0, | +45 | - | - | | |
| Viewing angle | Bottom | θ Υ- | Ø =270 | -40 | - | - | Deg. | Notes 1 |
| range | Left | ⊖X- | - | R45 | | - | | NOLES I |
| | Right | θ X+ | | L40 | - | - | | |
| Contrast Ra | tio | С | - | 6 | 8 | - | - | Note 3 |
| Average Bright (with LCD) | | IV | | 40 | 55 | - | cd/m ² | - |
| CIE Color Coor | CIE Color Coordinate | | lf=80 mA | 0.25 | 0.30 | 0.35 | | Note 4 |
| (With LCD |) | Y | | 0.29 | 0.34 | 0.39 | | NOLE 4 |
| Uniformity [•] | *1 | ∆B | - | 70 | - | - | % | - |

Note 4 :

1 : △B=B(min) / B(max) * 100%

- 2 : Measurement Condition for Optical Characteristics:
 - a : Environment: 25°C ±5°C / 60±20%R.H · no wind · dark room below 10 Lux at typical lamp current and typical operating frequency.
 - b : Measurement Distance: 500 ± 50 mm \rightarrow (θ = 0°)
 - c : Equipment: TOPCON BM-7 fast , (field 1°) , after 10 minutes operation.
 - d: The uncertainty of the C.I.E coordinate measurement ±0.01 , Average Brightness ± 4%






Colorimeter=BM-7 fast


























1.6 Backlight Characteristics

Electrical / Optical Characteristics

| Item | Symbol | Conditions | Min. | Тур. | Max. | Unit |
|-------------------------------------|--------|------------|-------|------|------|-------------------|
| Forward Voltage | Vf | | - | 3.3 | 3.6 | V |
| Average Brightness (Without LCD) | IV | lf=80 mA | 176 | 220 | 1 | cd/m ² |
| Color | | | White | | | |




2. MODULE STRUCTURE

2.1 Counter Drawing

2.1.1 LCM Mechanical Diagram

- * See Appendix
- 2.1.2 Block Diagram





2.2 Interface Pin Description

| Pin No. | Symbol | | | Function | | | | |
|---------|--------|--|---|---|----|--|--|--|
| 1 | AO | - A0 = "H": [| Register select input pin – A0 = "H": DB0 to DB8 or SI are display data – A0 = "L": DB0 to DB8 or SI are control data | | | | | |
| | | Read / Write e | Read / Write execution control pin | | | | | |
| | | MPU Type | | | | | | |
| | | 6800 | RW | Read / Write control input pin | | | | |
| 0 | | | | RW = "H" : read | | | | |
| 2 | RW_WR | | | RW = "L" : write | | | | |
| | | 8080 | /WR | Write enable clock input pin | | | | |
| | | | | The data on DB0 to DB8 are latched at the | | | | |
| | | | | rising edge of the /WR signal. | | | | |
| 3 | DB0 | | | | | | | |
| 4 | DB1 | | | | | | | |
| 5 | DB2 |] | | | | | | |
| 6 | DB3 | | | ard 8-bit MPU bus via the 8 bit bi-directional bus | | | | |
| 7 | DB4 | J. J | | elected and the XCS pin is high, the following pin hich should be fixed to VDD or VSS. | ns | | | |
| 8 | DB5 | become nigh | impedance, v | | | | | |
| 9 | DB6 | | | | | | | |
| 10 | DB7 | | | | | | | |
| | | Read / Write e | execution control | ol pin | | | | |
| | | MPU Type | RW_WR | Description | | | | |
| | | 6800 | E | Read / Write control input pin | | | | |
| | | | | -RW = "H": When E is "H", DB0 to DB8 are | | | | |
| 44 | | | | in an output status. | | | | |
| 11 | E_RD | | | -RW = "L": The data on DB0 to DB8 are | | | | |
| | | | | latched at the falling edge of the E signal. | | | | |
| | | 8080 | /RD | Read enable clock input pin | | | | |
| | | | | When /RD is "L", DB0 to DB8 are in an | | | | |
| | | | | output status. | | | | |
| 12 | RST | Reset input p | oin. When RS | T is "L", initialization is executed. | | | | |
| | | | | | | | | |



| Pin No. | Symbol | | | Function |
|---------|-------------------------------|----------------------------|-------------------------------------|---|
| 13 | IF1 | IF1 | IF3 | MPU interface type |
| | | H | L | 80 series 8-bit parallel |
| 14 | IF3 | L | Н | 68 series 8-bit parallel |
| | | | | |
| 45 | XCS | Chip select inpu | • | alad anhywhan XCC is "I " Whan shin salast is |
| 15 | 703 | | | bled only when XCS is "L". When chip select is a be high impedance. |
| 16 | VSS | Power supply (| | ay be high impedance. |
| | | | • | |
| 17 | VDD | Power supply (| /DD=3.3V) | |
| 18 | CAP7P | DC / DC voltage | converter. C | onnect a capacitor between this terminal and |
| 10 | | the \leq 7X VLCD | ; 8X CAP11 | V terminal. |
| 19 | CAP1N | U U | | onnect a capacitor between this terminal and |
| 10 | 0,4 11 | the \leq 5X OPEN | ; \geq 6X also C | CAP5P; $\geq 8X$ also CAP7P terminal. |
| 20 | CAP5P | - | | connect a capacitor between this terminal and |
| | 0, 1, 0, | the \leq 5X VLCD | | |
| 21 | CAP3P | - | | connect a capacitor between this terminal and |
| | 0, 1, 0, | the $\leq 3X \text{ VLCD}$ | $; \geq 4 \mathrm{X} \mathrm{CAR}$ | P1N1 terminal. |
| 22 | CAP1N1 | - | | onnect a capacitor between this terminal and |
| | • <i>i</i> • • • • • • | the CAP1P term | | |
| 23 | CAP1P | - | | connect a capacitor between this terminal and |
| | | the CAP1N1 terr | | |
| 24 | CAP2P | _ | | onnect a capacitor between this terminal and |
| | | the 2X VLCD; | | |
| 25 | CAP2N | | | connect a capacitor between this terminal and |
| | | the $\leq 2X$ OPEN | | |
| 26 | CAP4P | | | connect a capacitor between this terminal and |
| | | the $\leq 4X$ VLCD | | |
| 27 | CAP2N1 | <u> </u> | | connect a capacitor between this terminal and |
| | | the $\leq 6X$ OPEN | | |
| 28 | CAP6P | Ű. | | connect a capacitor between this terminal and |
| | | the $\leq 6X$ VLCD | | |
| | | | | or is used, connect to a stabilizing |
| | | capacitor(1uF/25 | | |
| 29 | VLCD | ÷ | | the external LCD supply voltage can be supplied |
| | | - | - | ase, the internal voltage generator has to be |
| | | programmed to z | ero(SET reg | ister VB=0). (Positive voltage:15 \pm 0.5V) |




| Pin No. | Symbol | | Function | | | | | | |
|---------|--------|----------------------------------|---|----------------|--------------|----|--|--|--|
| 30 | V4 | LCD driver sup V0In & V0out s | oply voltages should be conn | ected together | in FPC area. | | | | |
| 31 | V3 | $V0 \ge V1 \ge$ | Voltages should have the following relationship: $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge VSS$ | | | | | | |
| 32 | V2 | | When the internal power circuit is active, these voltages are generated as the following table according to the state of LCD bias. | | | | | | |
| 33 | V1 | LCD Bias | V1 | V2 | V3 | V4 | | | |
| 34 | V0 | NOTE: N = 5 t | $1/N$ Bias $(N-1) / N \times VO (N-2) / N \times VO (2/N) \times VO (1/N) \times VO$ NOTE: N = 5 to 14Connnect capacitors(1uF/25V) between these terminals and GND. | | | | | | |
| 35~37 | A | Power supply fo | or Backlight (and | de) | | | | | |
| 38~40 | к | Power supply fo | or Backlight (catl | node) | | | | | |

NOTE:IF an external voltage supply is used on VLCD terminal,PIN18~28:Not connect.




Reference circuit for using LCM module:





2.3 Timing Characteristics For the 8080 Series MPU



 $V_{DD} = 3.3 V$

| Item | Signal | Symbol | Condition | Rating | | Units |
|------------------------------|------------|-------------------|-------------|--------|-----|-------|
| nem | Signal | Symbol | Condition | Min | Max | Units |
| Address hold time | | t _{AH8} | - | 20 | - | |
| Address setup time | A0 | t _{AW8} | - | 20 | - | |
| System cycle time | | t _{CYC8} | - | 200 | - | |
| Enable L pulse width (Write) | RW WR | t _{CCLW} | - | 100 | - | |
| Enable H pulse width (Write) | | t _{CCHW} | - | 100 | - | |
| Enable L pulse width (Read) | E_RD | t _{CCLR} | - | 100 | - | ns |
| Enable H pulse width (Read) | L_ND | t _{CCHR} | - | 100 | - | |
| WRITE Data setup time | | t _{DS8} | - | 150 | - | |
| WRITE Address hold time | | t _{DH8} | - | 20 | - | |
| READ access time | DB0 to DB7 | t _{ACC8} | $C_L=100pF$ | - | 40 | |
| READ Output disable time | | t _{OH8} | $C_L=100pF$ | I | 30 | |



| Item | Signal | Sumbol | Condition | Rat | ting | Units |
|------------------------------|------------|-------------------|-------------|-----|------|--------|
| nem | Signal | Symbol | Condition | Min | Max | UTIIIS |
| Address hold time | | t _{AH8} | - | 20 | - | |
| Address setup time | A0 | t _{AW8} | - | 30 | - | |
| System cycle time | | t _{CYC8} | - | 250 | - | |
| Enable L pulse width (Write) | RW WR | t _{CCLW} | - | 150 | 1 | |
| Enable H pulse width (Write) | | t _{CCHW} | - | 100 | - | |
| Enable L pulse width (Read) | E RD | t _{CCLR} | - | 150 | 1 | ns |
| Enable H pulse width (Read) | | t _{CCHR} | | 100 | | |
| WRITE Data setup time | | t _{DS8} | - | 200 | - | |
| WRITE Address hold time | | t _{DH8} | | 20 | - | |
| READ access time | DB0 to DB7 | t _{ACC8} | $C_L=100pF$ | - | 40 | |
| READ Output disable time | | t _{OH8} | $C_L=100pF$ | - | 30 | |


*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \leq (tCYC8 - tCCLW - tCCHW)$ for $(tr + tf) \leq (tCYC8 - tCCLR - tCCHR)$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tCCLW and tCCLR are specified as the overlap between XCS being "L" and WR and RD being at the "L" level.



For the 6800 Series MPU



 $V_{DD} = 3.3 V$

| | | | | | | 22 |
|------------------------------|------------|-------------------|-------------|-----|------|--------|
| ltem | Signal | Symbol | Condition | Rat | ting | Units |
| nem | Signal | Symbol | Condition | Min | Max | UTIILS |
| Address hold time | | t _{AH6} | - | 20 | - | |
| Address setup time | A0 | t _{AW6} | - | 20 | - | |
| System cycle time | | t _{CYC6} | - | 200 | - | |
| Enable L pulse width (Write) | RW_WR | tewlw | - | 100 | - | |
| Enable H pulse width (Write) | | t _{EWHW} | - | 100 | - | |
| Enable L pulse width (Read) | E_RD | t _{EWLR} | - | 100 | - | ns |
| Enable H pulse width (Read) | L_ND | t _{EWHR} | - | 100 | - | |
| WRITE Data setup time | | t _{DS6} | - | 150 | - | |
| WRITE Address hold time | | t _{DH6} | - | 20 | - | |
| READ access time | DB0 to DB7 | t _{ACC6} | $C_L=100pF$ | - | 40 | |
| READ Output disable time | | t _{OH6} | $C_L=100pF$ | - | 30 | |



VDD=2.7V

| Item | Signal | Symbol | Condition | Rat | ting | Units |
|------------------------------|------------|-------------------|-----------------------|-----|------|-------|
| nem | Signal | Symbol | Condition | Min | Max | Units |
| Address hold time | | t _{AH6} | - | 20 | - | |
| Address setup time | A0 | t _{AW6} | - | 30 | - | |
| System cycle time | | t _{CYC6} | - | 250 | - | |
| Enable L pulse width (Write) | RW WR | t _{EWLW} | - | 150 | - | |
| Enable H pulse width (Write) | | t _{EWHW} | - | 100 | - | |
| Enable L pulse width (Read) | E RD | t _{EWLR} | - | 150 | - | ns |
| Enable H pulse width (Read) | | t _{EWHR} | | 100 | - | |
| WRITE Data setup time | | t _{DS6} | | 200 | - | |
| WRITE Address hold time | | t _{DH6} | I | 20 | - | |
| READ access time | DB0 to DB7 | t _{ACC6} | $C_L=100pF$ | - | 40 | |
| READ Output disable time | | t _{OH6} | C _L =100pF | - | 30 | |


*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \leq (tCYC6 - tEWLW - tEWHW)$ for $(tr + tf) \leq (tCYC6 - tEWLR - tEWHR)$ are specified.

*2 All timing is specified using 20% and 80% of VDD as the reference.

*3 tEWLW and tEWLR are specified as the overlap between XCS being "L" and E.



Reset Timing



 $V_{DD} = 3.3V$

| Itom | Signal | Symbol | Condition | | Rating | | Linita |
|-----------------------|--------|-----------------|-----------|-----|--------|-----|--------|
| Item | Signal | Symbol | Condition | Min | Тур | Max | Units |
| Reset time | - | t _R | | - | - | 1 | μs |
| Reset "L" pulse width | RST | t _{RW} | | 1 | - | - | μs |

 $V_{DD} = 2.7 V$

| | | | | | | 00 | |
|-----------------------|--------|-----------------|-----------|-----|--------|-----|-------|
| Item | Signal | Symbol | Condition | | Rating | | Units |
| item | Signal | Symbol | Condition | Min | Тур | Max | Units |
| Reset time | - | t _R | | - | - | 1.5 | μs |
| Reset "L" pulse width | RST | t _{RW} | | 1.5 | - | - | μs |



2.4 Display Command

Ext=0 or Ext=1

| Index | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | Function | Hex | Parameter |
|-------|---------|----|----|----|----|----|----|----|----|----|----|----|-----------|-----|-----------|
| 1 | Ext In | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Ext=0 Set | 30 | None |
| 2 | Ext Out | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Ext=1 Set | 31 | None |

Ext=0

| Index | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Hex | Paramete |
|-------|----------|----|----|----|----|----|----|----|----|----|----|----|-----------------------|-----|----------|
| 1 | DISON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Display On | AF | None |
| 2 | DISOFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Display Off | AE | None |
| 3 | DISNOR | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Normal Display | A6 | None |
| 4 | DISIN∀ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | Inverse Display | A7 | None |
| 5 | COMSCN | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | COM Scan Direction | вв | 1 byte |
| 6 | DISCTRL | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | Display Control | CA | 3 bytes |
| 7 | SLPIN | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Sleep In | 95 | None |
| 8 | SLPOUT | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Sleep Out | 94 | None |
| 9 | LASET | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | Line Address Set | 75 | 2 bytes |
| 10 | CASET | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Column Address Set | 15 | 2 bytes |
| 11 | DATSDR | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 7 | 0 | 0 | Data Scan Direction | BC | 3 bytes |
| 12 | RAMWR | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | Writing to Memory | 5C | Data |
| 13 | RAMRD | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | Reading from Memory | 5D | Data |
| 14 | PTLIN | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Partial display in | A8 | 2 bytes |
| 15 | PTLOUT | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | Partial display out | A9 | None |
| 16 | RMWIN | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read and Modify Write | E0 | None |
| 17 | RMWOUT | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | RMW end | EE | None |
| 18 | ASCSET | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Area Scroll Set | AA | 4 bytes |
| 19 | SCSTART | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Scroll Start Set | AB | 1 byte |
| 20 | OSCON | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Internal OSC on | D1 | None |
| 21 | OSCOFF | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | Internal OSC off | D2 | None |
| 22 | PWRCTRL | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Power Control | 20 | 1 byte |
| 23 | VOLCTRL | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | EC control | 81 | 2 bytes |
| 24 | VOLUP | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | EC increase 1 | D6 | None |
| 25 | VOLDOWN | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | EC decrease 1 | D7 | None |
| 26 | RESERVED | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Not Use | 82 | 0 |
| 27 | EPSRRD1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | READ Register1 | 7C | None |



| 28 | EPSRRD2 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | READ Register2 | 7D | None |
|----|---------|---|---|---|---|---|---|------|-----|---|---|---|-----------------|----|--------|
| 29 | NOP | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | NOP Instruction | 25 | None |
| 30 | STREAD | 0 | 0 | 1 | | • | F | Read | Dat | a | • | | Status Read | | |
| 31 | EPINT | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | Initial code(1) | 07 | 1 byte |


Ext=1

| Index | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Hex | Parameter |
|-------|------------|----|----|----|----|----|----|----|----|----|----|----|-----------------------|-----|-----------|
| 1 | Gray 1 Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | FRAME 1 Gray PWM Set | 20 | 16 bytes |
| 2 | Gray 2 Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | FRAME 2 Gray PWM Set | 21 | 16 bytes |
| 3 | Wt. Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | Weight Set | 22 | 3 bytes |
| 4 | ANASET | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | Analog Circuit Set | 32 | 3 bytes |
| 5 | DITHOFF | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Dithering Circuit Off | 34 | None |
| 6 | DITHON | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | Dithering Circuit On | 35 | None |
| 7 | EPCTIN | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | Control EEPROM | CD | 1 byte |
| 8 | EPCOUT | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | Cancel EEPROM | СС | None |
| 9 | EPMWR | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Write to EEPROM | FC | None |
| 10 | EPMRD | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | Read from EEPROM | FD | None |



3. QUALITY ASSURANCE SYSTEM

3.1 Quality Assurance Flow Chart






| Item | Customer | Sales | R&D | Q.A | Manufact | Product | Purchase | Inventory |
|------------------|---|---|-----|---------|--------------------------|---------|----------|-----------|
| nem | Cusiomer | Sales | NQD | Q.A | uring | control | Fulchase | control |
| Sales Service | Info | ➤ Claim → | [| Trackin | Failure an Corrective | | | |
| Q.A Activity | 1. ISO 900 3. Equipme 5. Standard | | on | 4. | Process in Education | | | es |




3.2 Inspection Specification

◆Inspection Standard : MIL-STD-105E Table Normal Inspection Single Sampling Level Ⅱ.

- ◆Equipment : Gauge、MIL-STD、Powertip Tester、Sample
- ◆Defect Level : Major Defect AQL 0.4; Minor Defect AQL 1.5 .
- OUT Going Defect Level : Sampling .
- ◆Manner of appearance test :
 - (1). The test be under $40W \times 2$ fluorescent light ' and distance of view must be at 30 cm.
 - (2). The test direction is base on about around 45° of vertical line. (Fig. 1)
 - (3). Definition of area . (Fig. 2)





B area : Outside of viewing area

• Specification:

| NO | Item | Criterion | level |
|----|--|--|-------|
| | | 1.1 The part number is inconsistent with work order of Production. | Major |
| 01 | Product condition | 1.2 Mixed production types. | Major |
| | | 1.3 Assembled in inverse direction. | Major |
| 02 | Quantity | 2.1 The quantity is inconsistent with work order of production. | Major |
| 03 | Outline dimension | 3.1 Product dimension and structure must conform to Structure diagram. | Major |
| | | 4.1 Missing line character \ dot and icon. | Major |
| 04 | Electrical Testing | 4.2 No function or no display. | Major |
| | | 4.3 Output data is error. | Major |
| | | 4.4 LCD viewing angle defect. | Major |
| | | 4.5 Current consumption exceeds product specifications. | Major |
| 05 | Black or white dot < scratch < contamination Round type | 5.1 Round type: 5.1.1 display only : White and black spots on display ≤ 0.30mm, no more than Four white or black spots present. Densely spaced : NO more than two spots or lines within 3mm | Minor |



| - | ecification : | 0.14 | | | | | | 1 1 |
|----------|--|---|---|---------------|--|------------------------------|---|-------|
| NO 05 | Item | Criterion | | | | | | level |
| 05 | Black or white dot $\$ scratch $\$ contamination Round type \mathbf{x} \mathbf{y} \mathbf{y} $\Phi = (x+y)/2$ | $ \begin{array}{c c} \hline 0.10i \\ 0.20i \\ \hline \end{array} $ 5.1.3 Line type $ \begin{array}{c c} \hline Dimension \\ Length \\ \hline \hline \\ L \leq 3.0 mm \\ 0.10i \\ \hline \end{array} $ | hsion (diameter $\Phi \leq 0.10$ mm $nm < \Phi \leq 0.20$ $nm < \Phi \leq 0.30$ Total e: (diameter : Φ) width $w \leq 0.03$ mm 03 mm $< \Phi \leq 0$ | mm mm) | Acc A area Accept no de | nse 3 2 4 eptanc | re (Q'ty) B area Don't count Don't count | Minor |
| | → <u>1</u> ← | L≦2.5mm 0. | $\frac{05\text{mm} < \Phi \leq 0}{\text{w} > 0.075\text{m}}$ | | 4 As | round | Don't count l type | |
| 06 | Polarizer Bubble | Dimension (di $\Phi \leq 0$. 0.20mm < Φ 0.50mm < Φ $\Phi > 1$. Total q | 20mm $D \leq 0.50 \text{mm}$ $D \leq 1.00 \text{mm}$ 00mm $uantity$ | | Acceptance area ept no dense 3 2 0 4 | | y) B area Don't count Don't count Don't count Don't count Don't count | Minor |
| 07 | The crack of glass | Glass Cra 7.1 Crack of Front | ack: on the circuit of $X \le 1/5$ | | le terminal : $\frac{Y}{Y \le 1/2 \text{ D}}$ | 2 | $\frac{Z}{Z \leq t}$ | Minor |
| | | Back | | 1 | Neglect | | | |



| | ecification : | | | | | |
|----|---------------------------|---|-----------------------------|-----------------|--------------|-------|
| NO | Item | Criterion | | | | Level |
| | | Glass Crack 7.2 General gla 7.2.1 | | corner edge: | Z | |
| | The crack of glass | | X | Y | Z | Minor |
| | | | | Out A area | Neglect | |
| | X: The length of Crack | | <u> </u> | | | |
| | Y: The width of crack | 7.2.2 | | STEP. | | |
| | | | A Contraction of the second | 12 A | | |
| 07 | Z: The thickness of crack | | | | | |
| | D: terminal length | | X glect | Y Out A area | Z Neglect | |
| | T: The thickness of glass | | | | | |
| | A : The length of glass | 7.3 Glass remain: | | | | |
| | | | \mathbb{X} | | | Minor |
| | | | X Negleo | | Y 1/3 d | |
| | | | | | | |



Specification : NO Item Criterion Level 7.4 Corner crack and medial crack: The crack of glass X: The length of Crack Y: The width of crack 07 Z: The thickness of Minor crack [NG] (OK) D: terminal length T: The thickness of glass Х Y Ζ $\leq 1/5a$ $\leq 1/2t$ A : The length of Crack can't enter viewing area glass Crack can't exceed the half of $\leq 1/5a$ $1/2t < Z \leq 2t$ width of SP width of SP 8.1 Backlight can't work normally. Major 8.2 Backlight doesn't light or color is wrong. Major Backlight 08 elements 8.3 Illumination source flickers when lit. Major 9.1 pin type must match type in specification sheet Major 9.2 No short circuits in components on PCB or FPC Major 9.3Product packaging must the same as specified on General Major 09 appearance packaging specification sheet. 9.4 The folding and peeled off in polarizer are not Major acceptable 9.5 The PCB or FPC between B/L assembled distance Major (PCB or FPC) is ≤ 1.5 mm



4. RELIABILITY TEST

4.1 Reliability Test Condition

| | TEST ITEM | TECT CONDITION | | | | | |
|-----|-------------------------------|--|--|--|--|--|--|
| NO. | TEST ITEM | TEST CONDITION | | | | | |
| 1 | High Temperature Storage Test | Keep in 80 $\pm 2^{\circ}$ C 96 hrs | | | | | |
| | | | rrounding temperature, then storage at normal condition 4hrs | | | | |
| 2 | Low Temperature Storage Test | Keep in $-30 \pm 2^{\circ}$ C 96 hrs | | | | | |
| | | Surrounding temperature, then storage at normal condition 4hrs | | | | | |
| 2 | High Humidity Storage | Keep in $+60^{\circ}$ C/90% RH duration for 96 hrs | | | | | |
| 3 | High Humidity Storage | Surrounding temperature, then storage at normal condition 4hrs | | | | | |
| | | (Excluding the polarizer) | | | | | |
| | | Air Discharge: | Contact Discharge: | | | | |
| | | Apply 2 KV with 5 times | Apply 250V with 5 times | | | | |
| | | Discharge for each polarity +/- | discharge for each polarity +/- | | | | |
| | | 1. Temperature Ambient: 15° C ~ 35 | °℃ | | | | |
| | | 2. Humidity relative: $30\% \sim 60\%$ | | | | | |
| 4 | ESD Test | 3. Energy Storage Capacitance(Cs+Cd):150pF±10% | | | | | |
| | | 4. Discharge Resistance(Rd):330 Ω | 2±10% | | | | |
| | | 5. Discharge, mode of operation: | | | | | |
| | | Single Discharge (time between successive discharges at least 1 s) | | | | | |
| | | (Tolerance If the output voltage indication: $\pm 5\%$) | | | | | |
| | | $-20^{\circ}\text{C} \rightarrow 25^{\circ}\text{C} \rightarrow 70^{\circ}\text{C} \rightarrow 25^{\circ}\text{C}$ | | | | | |
| 5 | Toma anothing Civilia a Toot | (30mins) (5mins) (30mins) (5mins) | | | | | |
| 5 | Temperature Cycling Test | ↓ 10 Cycle | | | | | |
| | | Surrounding temperature, then storage at normal condition 4hrs | | | | | |
| | | 1. Sine wave $10 \sim 55$ HZ frequency (1 min) | | | | | |
| 6 | Vibration Test (Packaged) | 2. The amplitude of vibration :1.5 mm | | | | | |
| | | The amplitude of violation 11.5 min Each direction (XYZ) duration for 2 Hrs | | | | | |
| | | | | | | | |
| | | Packing Weight (Kg) | Drop Height (cm) | | | | |
| | | 0 ~ 45.4 | 122 | | | | |
| 7 | | 45.4 ~ 90.8 | 76 | | | | |
| | Drop Test (Packaged) | 90.8 ~ 454 | 61 | | | | |
| | | Over 454 | 46 | | | | |
| | | Drop direction : %3 come | r /1 edges /6 sides etch 1times | | | | |



5. PRECAUTION RELATING PRODUCT HANDLING

5.1 SAFETY

- 5.1.1 If the LCD panel breaks, be careful not to get the liquid crystal to touch your skin.
- 5.1.2 If the liquid crystal touches your skin or clothes , please wash it off immediately by using soap and water.

5.2 HANDLING

- 5.2.1 Avoid any strong mechanical shock which can break the glass.
- 5.2.2 Avoid static electricity which can damage the CMOS LSI—When working with the module , be sure to ground your body and any electrical equipment you may be using.
- 5.2.3 Do not remove the panel or frame from the module.
- 5.2.4 The polarizing plate of the display is very fragile. So, please handle it very carefully ,do not touch , push or rub the exposed polarizing with anything harder than an HB pencil lead (glass , tweezers , etc.)
- 5.2.5 Do not wipe the polarizing plate with a dry cloth, as it may easily scratch the surface of plate.
- 5.2.6 Do not touch the display area with bare hands , this will stain the display area.
- 5.2.7 Do not use ketonics solvent & aromatic solvent. Use with a soft cloth soaked with a cleaning naphtha solvent.
- 5.2.8 To control temperature and time of soldering is $320\pm10^{\circ}$ C and 3-5 sec.
- 5.2.9 To avoid liquid (include organic solvent) stained on LCM .

5.3 STORAGE

- 5.3.1 Store the panel or module in a dark place where the temperature is $25^{\circ}C \pm 5^{\circ}C$ and the humidity is below 65% RH.
- 5.3.2 Do not place the module near organics solvents or corrosive gases.
- 5.3.3 Do not crush , shake , or jolt the module.


5.4 TERMS OF WARRANTY

5.4.1 Applicable warrant period

The period is within thirteen months since the date of shipping out under normal using and storage conditions.


5.4.2 Unaccepted responsibility

This product has been manufactured to your company's specification as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in nuclear power control equipment, aerospace equipment, fire and security systems or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required.





| | A **** 29.05.08 FS | ISSUE C.N. DATE DRAWN CHKD. | TITLE LCD Level Shifter | DRG NQ A A B B B B 10 f 1 SCALE | JSTICS PORTMANMOOR RD. IND. ESTCARDIFF. TEL. (029) 20485885 HUNTLEIGH TECHNOLOGY PLC 2001. ALL RIGHTS RESERVED. NO PART OF GEPRODUCED STORED ON A RETRIEVAL SYSTEM. TRANSMITTED IN ANY FORM OR BY ANY PHOTOCOPYING OR OTHERWISE WITHOUT PRIOR PERMISSION OF THE COPYRIGHT OWNER. |
|--|------------------------------------|-----------------------------|----------------------------|---------------------------------|---|
| | TOLERANCE X±0.5, X.X d=3, X.X 0.15 | UNLESS OTHERWISE STATEI | MATERIAL | FINISH | CHUNTLEIGH DIAGNOSTICS PORTMANMOOR RD. THIS DRAWING MAY BE REPRODUCED, STORED ON A REI MEANSELECTRONIC.MECHANICAL, PHOTOCOPYING OR OTHERWI |
| HOLL DIMENSIONS IN MM A3 US ALLCHANTE | Z TC-IB6-16-18-A | | | | |



SCALE

DRG No. AAABBB DO NOT

L C D C O N 6

| // ST7529 240x128 LCD | |
|-----------------------|----------------------------|
| // initial ST7529 | |
| LCD_Write_Com(0x30); | // EXT=0 |
| LCD_Write_Com(0xD1); | // INTERNAL OSCILLATION ON |
| | |
| LCD_Write_Com(0x94); | // SLEEP OUT |

| // DISPLAY CONTROL(CL,DUTY,FR) |
|------------------------------------|
| // CL DIVIDING RATIO(CLD=0) |
| // DRIVE DUTY(1/160 = 160/4 -1=39) |
| // FR INVERSE-SET VALUE |
| // COMMON SCAN DIRECTON |
| // SET COM0->COM79,COM159->COM80 |
| |

| LCD_Write_Com(0x81); | // ELECTRONIC VOLUME CONTROL |
|----------------------------|---|
| LCD_Write_Data(CONS50); // | Vop=??.?V or SETTING VOLUME VALUE |
| LCD_Write_Data(CONS86); // | SETTING BUILT-IN RESISTANCE VALUE |
| LCD_Write_Com(0x20); | // POWER CONTROL SET |
| LCD_Write_Data(0x03); | // Regulator, Follower ON, external 15V |
| LCD_Write_Com(0xA7); | // Inverse Display |
| LCD_Write_Com(0xA9); | // PARTIAL OUT |
| | |

| LCD_Write_Com(0xBC); | // DATA SCAN |
|-----------------------|---------------|
| LCD_Write_Data(0x02); | // NORMAL/IN\ |
| | ADDRESS SC |

LCD_Write_Data(0x01); LCD_Write_Data(0x02);

// DATA SCAN DIRECTION
// NORMAL/INVERSE DISPLAY OF (THE LINE AND
ADDRESS SCAN DIRECTION
// NOT USED,D0 MUST BE 0
// GRAY-SCALE SETUP(3B3P MODE) as per V1.6 on-line
//spec

LCD_Write_Com(0x75); LCD_Write_Data(0x00); LCD_Write_Data(159);

LCD_Write_Com(0x15); LCD_Write_Data(5); LCD_Write_Data(0x54); // END LINE SET 159 // COLUMN ADDRESS SET

// LINE ADDRESS SET

// START LINE SET 00

// START COLUMN SET 00 // END COLUMN SET 255/3=85

LCD_Write_Com(0x31); // EXT=1 SET

LCD_Write_Com(0x32);

LCD_Write_Data(0x01);

LCD_Write_Data(0x04);

LCD_Write_Com(0x34);

LCD_Write_Com(0x30);

- // Analog circuit set LCD_Write_Data(0x00);
 - // OSC Frequency
 - // Booster Set
 - // Bias Set 1/10
 - // Software Initial / (Dithering OFF ?)
 - // EXT=0
- LCD_Write_Com(0xAF); // DISPLAY ON